


FIG. 1



FI6. 2

VERILOG PATTERN	C++ PATTERN / ACTION
# Delay Statements	Remove # Delay Statements
'idef Statements	Translate lidef Statements
' Symbols	Remove ' Symbols
Begin	}
End	{
Register Definitions	Convert Register Definitons
Combinatorial Assignments	Convert Combinatorial Assignments
Events	Convert Events
Verilog Switches	Convert Verilog Switches
Verilog Concat Expressions	Convert Verilog Concat Expressions
Verilog Parameters	Convert to C++ #Defines
Verilog Consts	Convert to C Consts
Verilog Bit Access Macro	Convert Bit Access Macro

FIG. 3

